This paper presents the design of an efficient multi-target (CPU+GPU) implementation for the Parallel_for skeleton. Emerging massively parallel architectures promise very high performances for a low cost. However, these architectures change faster than ever. Thus, optimization of codes becomes a very complex and time consumming task. We have identified the data storage as the main difference between the CPU and the GPU implementation of a code. We introduce an abstract data layout in order to adapt the data storage. Based on this layout, the utilization of Parallel_for skeleton allows to compile and execute the same program both on CPU and on GPU. Once compiled, the program runs close to the hardware limits. 
MOTIVATION AND MAIN OBJECTIVES
In many scientific applications, computation time is a strong constraint. Optimizing for the rapidly changing computer hardware is a very expensive and time consuming task. Emerging hybrid architectures tend to make this process even more complex.
The classical way to ease this optimization process is to build applications on top of High Performance Computing (HPC) libraries. Each HPC library allows the scientific developer to use a well defined Application Programming Interface (API) tailored for its specific scientific sub-domain. Because of their limited scope, it is possible to produce specialized HPC implementations of these libraries for a large variety of hardware target architectures. Hence, scientific applications for which the computing time is mostly consumed within HPC library subroutines, automatically exhibit optimal performances for various hardware target architectures.
However, HPC libraries like MKL [8] or ATLAS [23] implement classical APIs like BLAS [14] that may be too rigid to match the needs of potential client scientific applications. Following the model of the C++ Standard Template Library (STL) [17] , template based generic libraries such as Blitz++ [22] provide much more flexible interfaces and thus extend the potential use of library based design for scientific applications. As an example the Matrix Template Library (MTL4) [12] allows to deal with mixed precision Linear Algebra (LA) operations that are outside the scope of the rigid BLAS API. Moreover, some generic libraries allow the definition of Domain Specific Embedded Languages (DSELs) [6] . For example the STL provides containers and algorithms which can be combined to create new concepts.
Legolas++ is a generic library developed at EDF R&D that provides building blocks for the specific domain of Highly Structured Sparse Linear Algebra (HSSLA) problems arising in many simulation codes. In particular, it allows to deal with recursively blocked matrices (matrix of blocks of blocks of...) that appear for example in neutron transport simulations [16] . In order to build HPC codes meeting EDF's industrial quality standards, a multi-target version of Legolas++ is presently developed that should provide a unified interface for both multi-core CPUs and Graphics Processing Units (GPUs) optimal implementations.
Not all but a large fraction of the Legolas++ operations are embarrassingly parallel and consist in applying the same function independently on multiple data. This kind of problems are well described with a Parallel_for algorithm that is an instance of parallel algorithm skeletons introduced in [4] . In this article we propose a design for a C++ multi-target (CPU/GPU) implementation of the Parallel_for skeleton. This implementation will be named MTPS after the title of this paper. This paper is structured as follows. In Section 2, we introduce the problem class that can be handled by our implementation. Section 3 describes how MTPS is to be used to define the application presented in Section 4. Performances obtained are discussed in Section 5. Section 6 compares our works with other approaches. Finally, the conclusion follows in Section 7.
CONSIDERED CLASS OF PROBLEMS
The execution time of a given code depends both on the time required to make the computations and on the time required to load and store data from and to the main memory. During the last years, processors performances have increased a lot faster than the memory bandwidth [24, 2] . As a consequence of this evolution, the limiting factor of solving a given problem often appears to be the memory access speed. As explained in Section 3.1, the memory access pattern which optimizes the data throughput differs from CPU to GPU. Memory access patterns depend on both the data storage layout and the execution data flow. In order to adapt the memory access patterns to the target architecture, we propose a specific data structure that abstracts the actual data storage layout and we implement a target-specialized parallel skeleton driving the execution data flow. In order to delimit rigorously the scope of application of our approach, this section presents a formal definition of the problems that can be handled. This abstract definition will be illustrated by one example of application introduced in the following paragraph.
An example of application
In this Section we introduce one application composed of two operations. This application will be used to illustrate the abstract definitions.
Let us consider a block-diagonal matrix M whose blocks are TriDiagonal Symmetric Matrices (TDSM), positive definite, and a block vector V . Figure 1 shows a 3×3 block diagonal matrix with 4×4 TSDM blocks and a block-vector containing 3 block of 4 elements. Similar matrices appear in many physics problem discretized with a cartesian spatial mesh (e.g. particle transport [16] ).
In order to compute X such as M X = V (or X = V /M ) where M is symmetric, positive definite, one common solution is to factorize M using a Cholesky decomposition M = LL t where L is a lower triangular matrix. This factorization allows to solve the linear problem with a forward substitution (LX = V ) followed by a backward substitution (L t X = X ). The interrested reader may refer to the book by Golub & Van Loan [7] for further details. We have chosen an in-place implementation. During the factorization, M is replaced by its factorized form. The same way, after the xomputation, V is updated to contain V /M .
Both the factorize and the substitute operations can, be applied independently on each block of the matrix. Let us define a collection as a set of independent operands for a given operation. Using this terminology, M and V can be described as collections of TDSM blocks (M block ) and of vector blocks (V block ) with respect to the factorizeBlock and the substituteBlock operations as shown in Algorithm 1 and 2. Algorithms corresponding to these two functions are provided in Section 4.
Algorithm 1: factorize
Algorithm 2: substitute
Abstraction and Generalization
Based on the previous application, the following definitions provide an abstraction and a generalization of the problems that can be written using our approach.
Data Structure
Matrices and vectors shown on Figure 1 have comparable data structures: both are collections of objects (blocks) whose data elements can be accessed using 1 (vector) or 2 (matrices) indexes. This section precises the data structure and the constraints on it.
• Def.: a vector is a set of distinct elements of the same type and identified by an integer index.
• Let V be the set of classes which allow to define vectors. Let V < T > ∈ V be a class of vector of T. We assume that the i th element of an instance v of V<T> can be accessed by v [i] and that the number of elements can be obtained by v.size(). Note that this definition does not precise the underlying storage of the class V<T>. For instance, the diagonal and the lower-diagonal of the matrix blocks are both of type V<float>.
• Let O be the set of classes whose attributes can be written as a unique vector of vector of single precision floating point numbers. Take for example O a class element of O:
For instance, in TDSM blocks, fields_.size() is 2 and fields_ [0] corresponds to the vector containing all diagonal elements while fields_ [1] corresponds to the vector containing all lower-diagonal elements.
Some example of classes in O:

Mathematical objects
Number of vectors Size of vectors
Let v be an instance of V < O > and containing Nelts. Each element of the vector can be accessed using its index:
The matrix shown in Figure 1 
Parallel_for Skeleton
In order to be used in our parallel skeletons, some constraints concerning the operations using the previously defined data structure have to be respected.
• Def.: a n-tuple is an ordered set containing n elements not necessarily distinct. A n-tuple is noted using braces () (e.g.: (an) is a n-tuple of a0 . . . an−1).
• Def.: a collection c f is a vector of object instances of a class O ∈ O whose elements are independent with respect to a given function f . All elements of a collection must have the same number of fields (they are instances of the same class) which have the same size.
• Let A be the set of all n-tuples (o0, o1, . . . , on) of object instances of classes (O0, O1, . . . , On) ∈ O n .
• Let f be a function taking as argument an object a in A. Let c f be a collection of Nelts elements of A for f : all elements of c can be passed independently as arguments to f . Let F be the function that applies f on all elements of c:
• Let F be the set of all functions F that apply a function f independently on all elements of a collection c f
Considering the forward and backward substitution presented in Algorithm 2, the arguments of substituteBlock are (M Block , V Block ). As M Block and V Block are objects whose classes are in O, the 2-tuple (M Block , V Block ) is in A. Finally, the collection of arguments csubstituteBlock is (M, V ) with Figure 2 shows the corresponding data structure:
• each dark grey box corresponds to a data vector,
• a vector of 3 matrix blocks corresponds to the matrix M . Each matrix block iMblock contains two data vectors corresponding respectively to the diagonal and the lower diagonal,
• a vector of 3 vector blocks corresponds to the vector V . Each vector block iVblock contains one data vectors,
• the dashed box show the 2-tuples of arguments that are passed to substituteBlock. The argument collection for substituteBlock represented by the dark-gray box.
Previous definitions implies that when a functions f manipulates an object of the n-tuple c[i], only objects in this n-tuple are manipulated. Combined with the proposed data structure, this constraint allows to control the memory access pattern precisely. This way, the optimizations concerning the data structure can be hidden to the user. The implementation of MTPS presented in Section 3 allows a parallel and multi-target processing (CPU+GPU) of operations in F using a Parallel_for skeleton:
Extension
Using the previous definitions, objects containing other data than of type float are not defined. We extend previous definitions to allow objects containing data of different types.
• Let I be the set of arithmetic, built-in types as defined in Chapter 4.1.1 of Stroustrup's C++ Programming Language [19] : I = {float, double, int, bool, long, char, ...}
• Let M be the set of classes whose attributes can be written as vector of vector of elements of I. Take for example M a class element of M:
The proposed implementation will be generalized to collections of objects ∈ M whose fields are extended to all types of I.
IMPLEMENTATION OF THE PROBLEM
During the parallelization of a physics solver on GPU [11] , several embarrassingly parallel operations in F have been implemented. To ease further developments, we aim at writing a multi-target DSEL for HSSLA: Legolas++. This high level DSEL will rely on a lower level DSEL dedicated to data parallelism. MTPS, whose implementation is presented here, is a first step to the design of this lower level data parallel DSEL. Using the MTPS DSEL, a user must:
• specify the target machine (DEVICE in the following);
• describe the data structure of the blocks;
• build a collection of blocks;
• write a function to be applied to all blocks of a collection;
• apply the function in parallel using parallel skeletons.
Next, we show how to describe the data structure, then we focus on the data manipulation. At last, a full example of utilization will be given.
Polymorphic Data Layout
As shown in Figure 3 , the optimal memory access pattern is not the same on CPUs as on GPUs. On CPUs (left), a contiguous range of data must be accessed by a thread in order to fit in the cache memory. In this example, all dark grey data are loaded in the dark grey cache memory during the first loop iteration. In following iterations, data are already in the cache memory and accesses are very fast. On a GPU (right), two contiguous threads must access two Figure 3: Differences between memory access patterns on CPU and on GPU. In this example, one thread is running on each core. On GPU, we use NVIDIA's definition [15] of cores: a core is a processing unit of a SIMD multiprocessor.
contiguous data items to minimize the total number of access instructions. In this example, each each data is loaded on the core withe the same color. first, the 6 data numbered "1" are loaded synchronously during one access, then the data numbered "2" and finally the data numbered "3". Compared to the CPU, the CPU cores compute each 3 data element that are interlaced with data computed by the 5 other cores.
In the following of this Section, we note c f a collection of objects c f [i] on which f will be applied in parallel.
On a CPU, efficient utilization of the cache memory requires each thread data in a contiguous memory space. In other words, the two following elements have to be stored contiguously 1 :
On a GPU, efficient utilization of the memory controler requires two contiguous threads to access two contiguous elements. Therefore, in each field, data have to be interlaced. If we consider that a contiguous range of threads will compute contiguous ranges of data as shown in Figure 3 (i.e. thread j computes f (c f [i]) and thread j + 1 computes f (c f [i + 1])), then the two following elements must be stored contiguously: Figure 4 shows how the data of the matrix M and the vector V are effectively stored. In both cases, the different 1 This is not exactly true when using SSE units. However, in a first time, we rely on compilers to use SSE units fields can be stored separately as there is no constraint concerning their continuity. Thank to this, building a collection of n-tuple is not mandatory. Instead, we provide vector of objects. If an operation requires several objects from different vectors, this operation will work on several vectors and build the n-tuples of objects internally.
As a consequence, memory allocation and data initialization must be done at the level of vectors of objects. Thus the definition of classes in O must be independent of the storage. To ease users' developments, we have chosen a descriptive approach for classes in O. In the MTPS design, the user must write a class that defines:
• the data type;
• the number of fields;
• a method to compute the size of each field (e.g.: size of a vector);
• a name for each of the fields.
This class must inherit from:
MTPS::FlatObject<RealType, nbFields>.
The following user-derived class shows the definition of the TDSMDef class which describes the structure of the TDSM blocks of Section 2.1. As its elements are stored in two fields, TDSMDef<Realtype> inherits from MTPS::FlatObject<RealType, 2>. The first field corresponds to the diagonal while the second corresponds to the lower diagonal. Section 4 describes an application using such matrices. This code shows the following elements:
• the Fields enum (lines 9 to 13) gives the name of each field,
• the static function createShape (lines 15 to 21) computes the size of each field,
• the static function getSize (lines 21 to 23) is required by the user's application and not by the model.
With this definition, it is possible to create collections whose memory representations are automatically specialized for the target device defined by the type Device corresponding either to the CPU (TBBDevice) or the GPU (CUDADevice): 1 typedef TDSMDef<float> TDSM ; 2 typedef MTPS : : Vector<TDSM , Device> TDSMVec ; 3 TDSM : : Shape ms = TDSM : : createShape ( blockSize ) ; 4 TDSMVec tdsmVec ( ms , nbBlocs ) ;
The blockSize and nbBlocks variables correspond to the size of matrix blocks and their number as defined in Section 4 and in Figure 1. 
Operation on Collections
Now that tools to create vectors in V < O > have been introduced, this section will show how to define a functor to manipulate them. To understand the proposed API, readers must be aware of the following:
• The devices do not necessarily share the same memory space. For instance, a memory address in GPU memory is not accessible from the CPU. This implies that the different devices do not offer the same features. For instance, initializing GPU data from files on a hard disk is not directly possible. One must first read the file (using the CPU) and then copy the informations to the GPU memory on the GPU card. In order to hide these copies, the concept of Views has been introduced. Vectors in V < O > can only be modified through function F that can see them as collections. Therefore only Views on collections (ColViews) are provided. According to the way a functor will manipulate a collection, three different ColViews can be used:
-ColOutView<> for collections that will be written before being read. This View is typically used in initializations,
-ColInView<> for collections that will only be read only,
-ColInOutView<> for collections that will be read and written.
These views are constructed from a collection. They define:
-operator[i] returning the i th element in the collection, -nbElts() returning the size of the collection.
• Manipulated objects are always part of a collection and do not exist on their own. This implies that only views of objects (ObjViews) can be created. ObjViews provide two kinds of operators to access data. Let view be a view on an element c f [i]:
The latter has been introduced to simplify the utilization of objects containing only one field such as our block vector V .
As the ObjectViews inherit from their ObjectDefinition, all functions defined by the user in ObjectDefinition are available in ObjectViews. Now, we will introduce TDSMInit, a class functor that is used to initialize a TDSMCol. The diagonal elements are initialized to dValue while elements on the lower diagonal are initialize to lValue. In this functor, the constructor builds the ColOutView on the TDSM collection (line 20 • the choice of target device (lines 2 and 3). In the current implementation of MTPS, a user can use either MTPS::CUDADevice to execute the skeletons on GPU using CUDA [15] or MTPS::TBBDevice to execute them on CPU using Intel's TBB [18] ,
• the construction of collections (lines 5 to 11),
• the construction and parallel execution of the functors (lines 13 to 15).
As we will show in the next Section, the adaptative data layout used allow to write one generic code that runs efficiently either on CPU or on GPU. According to the target device, several optimizations are made, including memory access pattern adaptation. Figure 5 shows which part of the application have to be developed by the user and what is done by the library.
APPLICATION
In the previous section, the interfaces to describe the operations and their data have been introduced. Their utilization to execute the program either on CPU or on GPU has been presented on a very simple example: TDSMInit. In this Section two other examples will be shown. The first example is the Cholesky decomposition of a block-diagonal matrix M with TDSM blocks. The second example uses the previously factorized matrix M to solve a linear system V = V /M in-place. This is done using a forward and backward substitution. Figure 1 shows a 3×3 block diagonal matrix with 4×4 TDSM blocks. Similar matrices appear in many physics problem discretized on Cartesian spatial meshes (e.g.: particle transport [16] ). Such a matrix may be considered as a collection of TDSMDef as defined in Section 3.1.
Cholesky Decomposition
In this implementation, diagonals and sub-diagonals are stored in two fields D = diag and L = lower. Di (respectively Li) is the i th diagonal (respectively sub-diagonal) element. To avoid divisions in the forward and backward substitution, the factorized matrix contains the inverse of the diagonal values. The in-place decomposition algorithm is: Figure 5 : Overview of the relation between client code (left) and library (right). The user-defined "main" program will be statically and automatically adapted to CPU or GPU by the compiler due to the usage of the Multi-target Generic Objects.
Algorithm 3: Cholesky Decomposition of a TDSM
This algorithm is then implemented as follows in the class functor TDSMCholeskyFactorizer, in the file TDSMCholeskyFactorizer.hxx shown in Figure 5 :
MView : : getSize ( m . getShape ( ) ) ; 5 float lower_ =0; 6 for ( int j=0 ; j<size−2 ; j++)
The variable lower_ is used to reduce the number of memory accesses: it stores m(M::lower, j) between two iterations
Forward and Backward Substitution
Now that the matrices have been factorized, it is possible to solve a linear system such as V = V /M using a forward and backward substitution. The algorithm reads as: Algorithm 4: Forward and Backward Substitution on a Factorized TDSM
This algorithm is then implemented as follows TDSMForwardBackward, in the file TDSMForwardBackward.hxx shown in Figure 5 : Table 1 lists the specifications of the machines and of the compilers used in the experiments. Note that all our test machines are dual-processors (2 sockets). The matrix have between 100 and 2×10 6 blocks on CPU and between 100 and 1×10 6 on GPU. Matrix blocks have a size of 100×100. All data are single precision floating point reals. The time measured is the time spent in the call of the MTPS::Parallel_for function. Curves are plotted with the same ordinate unit: number of blocks computed by second. On CPU, measures for differents numbers of threads have been made. The number of threads is indicated in the legend as indice (e.g. TBB4 means that 4 threads are running). TBB−1 correspond the the default mode of TBB : one thread on each core.
Cholesky Decomposition
Figure 6(a) shows the performances of Cholesky decomposition on our CPUs. One can observe that performances increase linearly with the number of threads up to the number of cores. This tends to show that this operation is limited by the computation power of processors and not by the memory bandwidth. This is explained by the square root and the division operations which are very expensive on CPUs. Figure 6 (b) shows the performances of Cholesky decomposition on our GPUs. In this case, performances are limited by the memory bandwidth. Indeed, data throughput obtained (55.4 GB/s on the C870 and 74.7 GB/s on the other two cards) are very close to the data throughput observed using cudaMemcpy (respectively 62 GB/s and 76 GB/s). On GPUs, square root and division are implemented in hardware and thus are less expensive.
Finally, this operation performs 11.8 times faster on a C1060 GPU than on 2 E5570 quad-cores CPUs.
Forward and Backward Substitution
Figure 7(a) shows the performances of the forward and backward substitution on CPU. This operation requires 6 floating point operations and 8 memory accesses per element. However, on CPU, the cache memory effectively reduces the number of memory accesses down to 4 (3 reads during forward and 1 write during backward). Even so, the memory bandwidth required by the processors to get data from RAM is very high. This explains why performances saturate on the E5410 when more than 6 threads are launched. On the other hand, the memory architecture of the E5570 is more efficient and provides a higher bandwidth which avoids this limitation. On the Opteron 2220, this limitation does not appear because the limited parallelism (4 threads) does not require a memory bandwidth as high as on the two other CPUs. Figure 7 (b) shows the performances of the forward and backward substitution on GPU. There is no memory cache on GPU. Hence more memory accesses than floating point operations are required: this operation is obviously limited by the memory bandwidth. Once again, this is confirmed by the data throughput obtained: 54.8 GB/s on the C870 and 73.8 GB/s on the two other GPUs. Let us point out these two observations:
• the number of memory accesses required by this operation is twice the number of operations required by the decomposition,
• this operations computes half as many blocks per second as the decomposition This confirms that for these two operations, elapsed time only depends on the number of memory accesses. Finally, this operation performs (only) 2.4 times faster on a C1060 GPU than on 2 E5570 quad-cores CPUs.
RELATED WORKS
With the emergence of new parallel architectures, many works try to use C++ metaprograming to generate parallel applications. Our work is a C++ generic library at the junction between two approaches:
• utilization of parallel skeletons,
• data layout adaptation, which are used to build optimized multi-target applications.
Generic libraries providing parallel skeletons exist for multicore CPUs and for GPUs. On CPU, Intel's TBB [18] and Microsoft's PPL [13] use containers and algorithms similar to those in the STL. On GPU, Thrust [21] and CUDPP [5] provide a small subset of the STL containers and algorithms. Although efforts are made to abstract the underlying architecture, users still need to be aware of this architecture to use it efficiently. In other words, a user still has to optimize his code for a given architecture that will be used to run the application.
Libraries allowing data parallelism on distributed memory systems (e.g. PC clusters) supply a more abstract data layout. For instance, STAPL [1] provides parallel containers as well as parallel iterators (called pRanges) [20] . HPC++ Parallel Standard Template Library (PSTL) [9] , Charm++ [10] and DaTel [3] supply comparable functionalities. However, these libraries still require an awareness of the underlying architecture. Indeed, data are not distributed the same way on each machine and user has to deal with the distribution in order to achieve optimal performances.
MTPS is a design for multitarget programming. We identified the data layout as the most heterogeneous part between the implementation for two target architectures. Thus, our contribution is an abstract data layout that adapts the memory access pattern through parallel skeletons. Thanks to its limited scope, MTPS' can apply domain specific optimizations. Fitting one's data stucture into MTPS formalism Figure 6 : Performances of the Cholesky decomposition on CPU using Intel TBB (top) and on GPU NVIDIA CUDA (bottom).
allows one to write architecture-independent codes the performances of which are close to the hardware limits.
CONCLUSION AND PERSPECTIVES
In this paper, we have presented the design and the implementation of a new generic library that allow to compile and execute from the same source code both on CPU using Intel TBB and on GPU using NVIDIA CUDA. This implementation is based on two abstractions. First, a generic data structure which allow the specialization of the data storage for each target architecture. Second, parallel skeletons which allow efficient memory accesses. These abstraction enable hardware specific optimizations. Finally, performances obtained have been shown to be close to hardware limits.
For further developments, we consider two main directions. On the one hand, having more skeletons would allow to widen the scope of MTPS applications. On the other hand, having interfaces for other target architectures, including architecture with distributed memory like clusters would help us in validating our abstraction concerning the data layout. These two directions of research will be investigated in a close future.
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